Skip to content

Category: CSE417

Bird: in Verilog

Bird FSM Verilog Code  //bird CPU module bird ( input clk, input [15:0] data_in, output logic [15:0] data_out, output logic [11:0] address, output memwt );…

Comments closed

Bird: IO Design

Bird Instruction Format Machine Code Format PUSH Push r Machine Code Format POP POP r Machine Code Format CALL CALL x Machine Code Format RET…

Comments closed

future program

0) Lecture Notes * 1)  Modify GCC to compile to our processor’s assembly 2) Extend LCC compiler to mammal. Use flex and Bison (or awk)…

Comments closed